MICROPROCESSOR AND COMPUTER ARCHITECTURE UNIT-5 advances in architecture

feedback/corrections: vibha@pesu.pes.edu VIBHA MASTI

ADVANCED ARCHITECTURE

- \cdot M1 $-$ system on chip, ARM CRISC) architecture, levels of cache
- ° Cache levels exist even for SOC
- 8 cores , ⁸ GPUs on chip
- Multicore , multiprocessing , parallel computing

High Performance Computing

- Efficient algorithms on computers capable of highest performance
-
- To solve most demanding problems
- D Higher speed
- 2) Higher Inroughput
- 3) High Computational Power

Quantifying Capability to solve Problem

• Floating Point Operations Per second

Timeline OF growth Blue Gene

Super Scalar/Vector/Parallel

Moore's law

- \cdot No. of transistors/chip doubles every 2 years
- Lost of computer halved

Q In 1988, the number of transistors in the Intel *386 SX microprocessor was 275,000. What were the transistors counts of the Pentium II Intel microprocessor in 1997?*

 $P_{0} = 275000$

 $P_n = 275000 \times 2^{4.5} = 6222539$ $= 6.2$ million

Growth & Change in Trend

Shift to Parallel Processing

^D Memory Wall Challenge

- ° Gap between processor and memory performances
- Gap increasing
- Memory latency and bandwidth insufficient ; acts as bottleneck
- Processors stall

2) Power Wall Challenge

- Power delivery and dissipation
- Difficulty in scaling performance of chips and systems
- Faster computers get very hot

AMDAHL'S LAW *

$$
speedup = \frac{1}{(1-f) + \frac{f}{s}}
$$

5- speedup factor

- f = fraction of program that can be optimised
- $1-f$ = fraction of program that cannot be optimised

* more on page ³⁹

Parallel computing

° Multiple CPUs for single program

Von Neumann Architecture

- Sequence of instructions stored in memory
- Executed sequentially
- ° Stored-program concept : sequence of read-write operations on memory
- Data and instructions both stored in a single memory

Von Neumann Architecture

Harvard Architecture

- Separate storage and buses for instructions and data (modern)
- Can fetch and load/ store at the same time (pipelining)

shift to parallel computing

- 1. Bit level Parallelism
	- 8-bit processor to add 16-bit numbers
- 2. Instruction-Level Parallelism
	- Pipelining (different stages)

3. Loop-Level Parallelism

- No dependency - split across cores
- Loop unrolling for dependency

• Eg: for $(i=1; i \le 1000; +i)$ { x (i) = x (i) + yci]; $\mathbf{\hat{}}$

I F \rightarrow I D \rightarrow I E \rightarrow M E \rightarrow M B

IF + 10 + 1E + ME + WB t

* IF HID * IE * ME # WB

<u>IF FILE FOR THE FILE</u>

loop unrolling

4. Thread- Level Parallelism

• fine-grained thread § coarse-grained thread

core

- execution state of program (Reg , PC , stack pointer)
- interrupt logic
- execution units
- cache
- single threaded processor

Multicore

- multiple cores on single die / chip
- Chip multiprocessor CCMP)
- thread level Eg task level parallelism
- each core independently executes ^a task Cor thread)
- cores can share resources
- multithreading and multiprocessing supported

Hyperthreading

- simultaneous multi threading CSMT)
- thread defined by architecture state (interrupt logic, reg)
- shared execution units and cache
- Intel

- Amdahl's law for HT

$$
speedup = \frac{1}{s + (1-s) + H(n)}
$$

0.67n + H(n)

(a) Fine - Grained Thread

- · different parts of program run parallely
- programmers explicitly specify parts of program to run parallely
- ^o hardware extracts parallelism and dynamically schedules
- compiler dynamically schedules

(b) Coarse - Grained Threads

° OS responsible for scheduling tasks on different cores

5. Task-Level Parallelism

- 0s or programmer
- · processes, tacks, jobs

CLASSIFICATION of PARALLEL COMPUTERS -

- Flynn's Taxonomy of computer Architecture
- Two independent dimensions : instructions and data

4) SISD : single Instruction , Single Data

- single instruction: only one instruction stream being accessed by CPU during single clock cycle
- single data: only one data stream being accessed by CPU during single clock cycle
- Deterministic
- · Intel Atom Family Csilverthorne, Lincroft, Diamondville, Pineview) — rarely found
- Older ; sequential execution

(2) SIMD : single Instruction , Multiple Data

- ° Specialised problems with high degree of regularity leg: image processing?
- Two varieties: processor arrays g vector pipelines
- Processor Arrays : Connection Machine CM-2 , Maspar MP-1 , MP-2 Vector Pipelines: IBM ⁹⁰⁰⁰, Cray (⁹⁰ , Fujitsu VP , NEC 5×-2

each core on diff Mutt from matrix

Array Processor

(3) MIND : Multiple Instruction , Multiple Data

- Most common type of parallel computer
- synchronous or asynchronous , deterministic or non -deterministic execution

41 MISD: Multiple Instruction, Single Data

- Few exist in real life Cexperimental one at CMU); practical p urposes $-$ does not exist
- single data stream fed into multiple processing units
- ° Systolic arrays

MODERN CLASSIFICATION

• Parallelism can be achieved in two ways

(1) Data Parallelism

- operating on multiple data in parallel

(2) Function Parallelism

- performing many functions in parallel (control parallelism, task parallelism)

DATA PARALLELISM

FUNCTIONAL PARALLELISM

• Functional programming : big task broken into smaller tasks that are independently executed in parallel and later combined to give the final result

UNIX Process

- consists of address space, large set of process state values , one thread of execution
- Task of kernel: create processes and dispatch them to different CPUs to maximise system utilisation

classification of MMID Computers

PARALLEL COMPUTER MEMORY ARCHITECTURES

- Shared memory
- Distributed memory
- Hybrid Distributed -Shared memory
- · Note: here memory is cache and not main memory

(a) Shared Memory Architecture

- ° All CPUs share memory
- shared memory parallel computers
- ° All processes can access memory as global address space
- Processors operate independently but share memory resources
- Two classes based on access times : UMA (Uniform Memory Access) and NUMA (Non-Uniform Memory Access)

d) Uniform Memory Access CVMA)

- Today's symmetric multiprocessor machines csmps)
- same time for all CPUs (processors) to access memory
- Also called CC-UMA (Cache -coherent UMA)
- If one processor updates location in shared memory (cache) , all processors know about update
- cache coherency accomplished at hardware level

Lii) Non-Uniform Memory Access CNUMA)

-
- Often: linking a or more smps
- memory access time across link is slow
- Cache coherency maintained CCC-NUMA)

advantages

- Global address space is user friendly for memory
- Fast data sharing between tasks

disadvantages

- Lack of scalability (more CPUs => geometrically more traffic on shared path
- Responsibility on programmer to ensure correct access to global memory
- Expensive to produce for more no . of processors

(b) Distributed Memory Architecture

- Each CPU has its local memory but can access all
- communication network to connect inter-processor memory
- No global address space ; no mapping of memory addresses
- ° NO concept of cache coherency
- Programmer's responsibility to access data from another processor
- Synchronisation between tasks programmer's responsibility Iinitiate communication , handshake , free network etc.)
- ° Network fabric varies ; can be ethernet

advantages

- scalable memory with increase in no. of processors
- . Rapid access to processor's memory; no cache coherency overhead
- Cost effective ; can use off shelf processors and networking

disadvantages

- ° Programmer responsible for data communication between processors
- NUMA times
- could be hard to map data structures based on global memory

(c) Hybrid Architecture

- ° Shared memory component: cache -coherent SMP machine
- All processors on given SMP access memory as global
- Distributed component is networking of multiple snips
- SNPs only know about their memory
- ° Network communications must transfer data between SMPS

PARALLEL PROGRAMMING LANGUAGES

• Shared memory APIs: OpenMP — C/C++, Fortran, Python

• Distributed memory APIs: MPI Imessage Passing Interface) c/c++, Fortran, Java, Python, R, Ocaml etc

• Hybrid memory : combination of OpenMP and MPI

Shared Memory Programming

```
°
OpenMP API in C
```

```
#include <omp.h>
#include <stdio.h>
```

```
To compile in MacOS: gcc -Xpreprocessor -fopenmp sharedmem.c -lomp -o <output_file>
To compile in Linux: gcc -fopenmp sharedmem.c -o <output_file>
int main(int argc, char** argv) {
     int iam, np;
     #pragma omp parallel default(shared) private(iam, np) 
         np = omp_get_num_threads();
         iam = omp_get_thread_num();
         printf("Hello from thread %d out of %d\n", iam, np);
     return 0;
}
```
Executed in MacOS

Executed in Ubuntu ²⁰

vibhamasti@ubuntu:~/Personal/CS 4/MPCA\$ gcc -fopenmp sharedmem.c -o sharedmem vibhamasti@ubuntu:~/Personal/CS 4/MPCAS ./sharedmem Hello from thread 0 out of 2 Hello from thread 1 out of 2

Distributed Memory Programming

 \cdot MPI API in ζ

#include <mpi.h> #include <stdio.h>

```
Compile on MacOS and Linux: mpicc distmem.c -o <output_file>
Execute on MacOS and Linux: mpirun ./<output_file>
```

```
int main(int argc, char** argv) {
    MPI_Init(&argc, &argv);
    int numprocs, rank;
    MPI_Comm_size(MPI_COMM_WORLD, &numprocs);
    MPI_Comm_rank(MPI_COMM_WORLD, &rank);
    printf("Hello from rank %d out of %d processors\n", rank, numprocs);
    MPI_Finalize();
}
```
Executed on MacOS

Executed on Ubuntu

vibhamasti@ubuntu:~/Personal/CS 4/MPCA\$ mpicc distmem.c -o distmem vibhamasti@ubuntu:~/Personal/CS 4/MPCA**S mpirun ./distmem** Hello from rank 0 out of 1 processors

Hybrid Programming

• Both OMP and MPI

#include <mpi.h> #include <omp.h> #include <stdio.h>

```
To compile in MacOS: mpicc -Xpreprocessor -fopenmp <filename> -lomp -o <executable>
To compile in Linux: mpicc -fopenmp <filename> -o <executable>
To execute: mpirun <executable>
int main(int argc, char** argv) {
     MPI_Init(&argc, &argv);
     int numprocs, rank;
     MPI_Comm_size(MPI_COMM_WORLD, &numprocs);
     MPI_Comm_rank(MPI_COMM_WORLD, &rank);
     int iam, np;
     #pragma omp parallel default(shared) private(iam, np) 
         np = omp_get_num_threads();
        iam = omp_get_thread_num();
         printf("Hello from thread %d out of %d and rank %d out of %d processor\n", iam, np, rank, numprocs);
```

```
 MPI_Finalize();
```
Executed in Ubuntu

vibhamasti@ubuntu:~/Personal/CS 4/MPCAS mpicc -fopenmp hybrid.c -o hybrid vibhamasti@ubuntu:~/Personal/CS 4/MPCAS mpirun ./hybrid Hello from thread 0 out of 2 and rank 0 out of 1 processor Hello from thread 1 out of 2 and rank 0 out of 1 processor

Executed in MacOS

Unit 5 mpicc -Xpreprocessor -fopenmp hybrid.c -lomp -o hybrid + Unit 5 mpirun./hybrid Hello from thread 0 out of 8 and rank 1 out of 4 processor Hello from thread 1 out of 8 and rank 1 out of 4 processor Hello from thread 2 out of 8 and rank 1 out of 4 processor Hello from thread 4 out of 8 and rank 1 out of 4 processor

 \therefore (truncated)

WITH GPU

- Cannot use only OMP 4 MPI
- CUDA

Single Program Multiple Data

Architectural Innovations for Improved Performance

Thread - Level Parallelism

• SMT Dual-core

Thread 1 Thread 3

Thread¹2 Thread 4

Instruction - Level Parallelism

d) Scalar

Iii) Pipelining

iiii) Super - Scalar

- multiple fetch at once ; more than ¹ inst per CC
- ° parallel execution units

a) Super

super riperining
· increase depth (more pipeline stages)

Dynamic Parallelism lHardware>

VLIW : Very Long Instruction Word

- Multiple independent instructions bundled together as a single long instruction
- Done by compiler

VLIW ADD MUL ADDF MULF LDR **MOV**

• Different parts in parallel

VLIW <u>vs Superscalar</u>

• Superscalar: each instruction fetched (multiple fetch) and executed in parallel

- VLIW: decode single instruction into multiple instructions and execute parallelly
- compiler identifies independent instr 4 bundles

Drawback of VLIW

- ° No independent instructions found : no-ops inserted and recompile
- Improvement: EPIC- Explicit Parallel Instruction Computer Cuses speculative loading 4 predictions>

EPIC

- 64-bit microprocessor instruction set
- ¹²⁸ general Eg floating point unit registers
- Speculative loading: fetch instruction and execute but do not change memory content until branch decision known
- Prediction: fetch but may not execute as branch decision is known
- Uses speculative loading , prediction and explicit parallelism

Features of EPIC

- Group of instructions bundle
- Each bundle has stop bit : if subsequent instruction bundle depends on it
- Dependency information determined by compiler , not hardware
- Prefetching instructions: software prefetch instruction

• Check load instruction : checks whether a speculative toad was dependent on a later store instruction and must be reloaded

- Look at ppt references

ADVANCEMENT in PARALLEL COMPUTING

Adding Two Matrices

for(i=0;i<row;i++) for(j=0;j<col;j++) A[i][j]=B[i][j]+C[i][j]

d) Uniprocessor

Uni Processor

di) Multiprocessor (4)

SPEEDUP

- · Ts: best possible serial time
- . T_n : time taken by parallel algorithm on n processors
- Speedup ⁼ Ts Tn

Parallel Execution of ^a Program

- Program can be split into two parts: parallelisable and non - parallelisable parts
- T ⁼ total time of serial execution
- ° F = total time of parallelisable part when executed serially

• When executed parallely with n processors

total execution time =
$$
(T-F)
$$
 + $\frac{F}{n}$

The total time to execute a program is set to Q: *1. The parallelizable part of the programs consumes 60% of the execution time. What is the execution time of the program when executed on 2 processors?*

$$
T=| \qquad F=0.6 \qquad N=2
$$

execution time = $(1 - 0.6)$ + $\frac{0.6}{2}$ = $0.4 + 0.3$

$$
-0.7
$$

Parallel computing - Processor topology

1. Linear

- Look at slides for hypercube Eg mesh examples

AMDAHL'S LAW

HL'S LAW
Speedup = $\frac{T_s}{T_N}$ = $\frac{T_s}{(T_s - F) + \frac{F}{N}}$ = $\frac{T_s}{(1 - f)T_s + \frac{F}{N}T_s}$

$$
\frac{1}{(1-\xi)+\frac{\xi}{n}}
$$

if n= speedup factors, more generally

$$
speedup = \frac{1}{(1-f) + \frac{f}{s}}
$$

5- speedup factor

 f = fraction of program that can be optimised

 $1 - f$ = fraction of program that cannot be optimised

 $Limit : as s \rightarrow \infty$

$$
\max\, \text{Speedup (f)} = \underline{\qquad \qquad \blacksquare}
$$

What is the overall speed up if 10% of the Q: *program is made 90 times faster?*

 $= 1.11$

What is the overall speed up if 90% of the Q: *program is made 10 times faster?*

 $= 5.26$

 max speedup (f) =

I $1 - f$

Amdahl's Law 20 18 Parallel portion 16 50% 75% $14\,$ 90% 95% 12 Speedup ${\bf 10}$ 8 6 $\overline{4}$ $\overline{\mathbf{c}}$ $\pmb{0}$ ∞ $\frac{16}{2}$ ន្ល 쿦 28 256 2048
4996
18384
16384 32 1024 65536 Number of processors source : Wikipedia ω) f= 0.5 = Speedup max = 2 $\sin f$ = 0.75 \Rightarrow speedupmax = 4 $\overline{\text{uiv}}$ f=0.90 => speedup $_{\text{max}}$ = 10 $(i\nu)$ f = 0.95 \Rightarrow speedup $_{max}$ = 20

Flaws with Amdahl 's law

- ° Assumes speedup independent of problem size
- Does not account for scalability
- Ignores communication cost

GUSTAFSON's LAW

- The proportion of sequential computations decreases as the problem size increases
- ° Not theorem ; observation
- Assume parallel execution time fixed

speedup factor ⁼ ^N - CN-1) * S

- ^S ⁼ serial part of code fraction)
- Increase no . of processors as well as program size
- Q: Suppose a program has serial section of 5% and 20 processors . Find speedup according to Amdahl's and Gustafson's laws.

$$
f=0.95
$$

d) Amdahl's law

 $speedup =$ $\frac{1}{1}$ <u>400</u> = 10.26
39 $0.05 + 0.95$

20

Lii) Gustafson's law

speedup = $20 - C(9) \times 0.05$

= 19.05

MULTICORE PROCESSORS

• Frequency limit ; parallelisation required

Limitations of single core

- Power wall Cheat)
- memory wall Cmem access latency)
- IP instruction level parallelism $-$ wall C dependency, instruction window size for fetch)

Single core CPU CHIP

- can be considered as one thread
-
- · Single-threaded processor
· Register, PC, SP , interrupt logic, execution unit, cache

multi - core CPU CHIP

- ° Chip multiprocessing CCMP)
- Multicore with hyperthreading
- MIMD different cores execute different threads operating on different parts of memory
- shared memory multiprocessor

Multi - core Architecture

• several threads in each core

AMDAHL'S LAW FOR MULTICORE PROCESSORS

$$
speedup = \frac{1}{1-F} + \frac{F*R}{PerfCR)*N} \frac{1}{\sqrt{1-2\pi}} = \frac{1}{PerfCR)*N}
$$

Homogeneous Eg Heterogeneous Multiple Core Architecture

- Identical processor cores: same instruction set architecture
- Non-identical processor cores : different ISAS

Roles

• User

- use threads / processes spread workload
-
- write parallel algorithms

\cdot OS

- maps threads to cores
- each core perceived as processor
- major oses support multicore

• memory

- memory contention Cbandwith shared for communication and computation)
- memory refers to cache
- cache coherence protocols
- RAM on chip: M1 (Unified Memory Architecture UMA)
- False Sharing: shared cache; if multiple processors accessing same cache line/block to write, lots of unnecessary

Players

- User tasks
- OS distributed $\left\{$
- ° Compiler
- ° Hardware

Hardware